m255
K3
13
cModel Technology
Z0 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Filters\Single MAC FIR Filters\MAC FIR 16-tap\MAC_FIR\simulation
Ecoef_ram
Z1 w1382078056
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Filters\Single MAC FIR Filters\MAC FIR 16-tap\MAC_FIR\simulation
Z5 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM/Coef_RAM.vhd
Z6 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM/Coef_RAM.vhd
l0
L17
V:T8LZ7X5lj<z^CX2DKYXl3
Z7 OW;C;10.1c;51
31
Z8 !s108 1382122136.497000
Z9 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM/Coef_RAM.vhd|
Z10 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM/Coef_RAM.vhd|
Z11 o-93 -explicit -work presynth -O0
!s100 am1F@;YfI3YC7I1YnYN4z3
!i10b 1
Artl
R2
R3
DEx4 work 8 coef_ram 0 22 :T8LZ7X5lj<z^CX2DKYXl3
l71
L37
Vmlec9SQYz]U?1`<BA>lNh2
R7
31
R8
R9
R10
R11
!s100 nUF_lQ?788Xb^[J@TQ8g11
!i10b 1
Ecoef_ram1
Z12 w1382078010
R2
R3
R4
Z13 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM1/Coef_RAM1.vhd
Z14 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM1/Coef_RAM1.vhd
l0
L17
Vd:H3d8L8MIFSFImkD0H]F0
R7
31
Z15 !s108 1382122153.466000
Z16 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM1/Coef_RAM1.vhd|
Z17 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM1/Coef_RAM1.vhd|
R11
!s100 V=RW:aZFoOFMc7^XF6ZGE1
!i10b 1
Artl
R2
R3
DEx4 work 9 coef_ram1 0 22 d:H3d8L8MIFSFImkD0H]F0
l71
L37
V=0Z>DoZiVl]C^;X6LG8Xo3
R7
31
R15
R16
R17
R11
!s100 SU58FDa:?Qh?[fERPc=L?1
!i10b 1
Ecoef_ram1_coef_ram1_0_uram
Z18 w1382078009
R2
R3
R4
Z19 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM1/Coef_RAM1_0/Coef_RAM1_Coef_RAM1_0_URAM.vhd
Z20 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM1/Coef_RAM1_0/Coef_RAM1_Coef_RAM1_0_URAM.vhd
l0
L8
V_^3Iibk2<@Ed5;nfAm=zN3
R7
31
Z21 !s108 1382122149.266000
Z22 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM1/Coef_RAM1_0/Coef_RAM1_Coef_RAM1_0_URAM.vhd|
Z23 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM1/Coef_RAM1_0/Coef_RAM1_Coef_RAM1_0_URAM.vhd|
R11
!s100 jGn=kMS_b6TKUXE9@E7Cb3
!i10b 1
Adef_arch
R2
R3
DEx4 work 26 coef_ram1_coef_ram1_0_uram 0 22 _^3Iibk2<@Ed5;nfAm=zN3
l83
L24
VMLjLF2^6G`3=e:?jdDMe82
R7
31
R21
R22
R23
R11
!s100 ;8`jQ32lQ0`5=5V?3KkFB0
!i10b 1
Ecoef_ram_coef_ram_0_uram
Z24 w1382078055
R2
R3
R4
Z25 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM/Coef_RAM_0/Coef_RAM_Coef_RAM_0_URAM.vhd
Z26 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM/Coef_RAM_0/Coef_RAM_Coef_RAM_0_URAM.vhd
l0
L8
VBOcNI76Z;c^:HLAmH1Kbg0
R7
31
Z27 !s108 1382122132.500000
Z28 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM/Coef_RAM_0/Coef_RAM_Coef_RAM_0_URAM.vhd|
Z29 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Coef_RAM/Coef_RAM_0/Coef_RAM_Coef_RAM_0_URAM.vhd|
R11
!s100 05MH8bCOkE;:9O3VLGM=l0
!i10b 1
Adef_arch
R2
R3
DEx4 work 24 coef_ram_coef_ram_0_uram 0 22 BOcNI76Z;c^:HLAmH1Kbg0
l83
L24
VTNa;D3]VB^jL40Q;3HRfB3
R7
31
R27
R28
R29
R11
!s100 1@D7oMPQ0n13S7zH_U=IF0
!i10b 1
Einp_ram
Z30 w1382077940
R2
R3
R4
Z31 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM/Inp_RAM.vhd
Z32 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM/Inp_RAM.vhd
l0
L17
VFcEcniEIR>XS5>hUWOnJU1
R7
31
Z33 !s108 1382122144.880000
Z34 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM/Inp_RAM.vhd|
Z35 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM/Inp_RAM.vhd|
R11
!s100 e4lDYD>?0TFRG^1@WN70T1
!i10b 1
Artl
R2
R3
DEx4 work 7 inp_ram 0 22 FcEcniEIR>XS5>hUWOnJU1
l71
L37
VSOSR<Fij]<TznDe6[8BX60
R7
31
R33
R34
R35
R11
!s100 @b;dcoA7N;dK3`9L<4oZg3
!i10b 1
Einp_ram1
Z36 w1382077961
R2
R3
R4
Z37 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM1/Inp_RAM1.vhd
Z38 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM1/Inp_RAM1.vhd
l0
L17
V8g1PnVo8Y`;VkkjNL3Bjl0
R7
31
Z39 !s108 1382122161.834000
Z40 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM1/Inp_RAM1.vhd|
Z41 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM1/Inp_RAM1.vhd|
R11
!s100 o]Bioz?VzHlbR8PF@Gj2R2
!i10b 1
Artl
R2
R3
DEx4 work 8 inp_ram1 0 22 8g1PnVo8Y`;VkkjNL3Bjl0
l71
L37
VGCVg];4hgAbYSZ4;6_WH=1
R7
31
R39
R40
R41
R11
!s100 4cRkAcdXAOPDGJi@OddCO3
!i10b 1
Einp_ram1_inp_ram1_0_uram
Z42 w1382077960
R2
R3
R4
Z43 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM1/Inp_RAM1_0/Inp_RAM1_Inp_RAM1_0_URAM.vhd
Z44 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM1/Inp_RAM1_0/Inp_RAM1_Inp_RAM1_0_URAM.vhd
l0
L8
VEcRbCO^B@<AXOR>EKjBSb3
R7
31
Z45 !s108 1382122157.619000
Z46 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM1/Inp_RAM1_0/Inp_RAM1_Inp_RAM1_0_URAM.vhd|
Z47 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM1/Inp_RAM1_0/Inp_RAM1_Inp_RAM1_0_URAM.vhd|
R11
!s100 :GHHYQci:;zZEWCLKSeT:3
!i10b 1
Adef_arch
R2
R3
DEx4 work 24 inp_ram1_inp_ram1_0_uram 0 22 EcRbCO^B@<AXOR>EKjBSb3
l83
L24
V`Wa;:`bam3U^N3hCY:<G02
R7
31
R45
R46
R47
R11
!s100 D3kam:aZAb@8TB:h:1<??0
!i10b 1
Einp_ram_inp_ram_0_uram
Z48 w1382077939
R2
R3
R4
Z49 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM/Inp_RAM_0/Inp_RAM_Inp_RAM_0_URAM.vhd
Z50 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM/Inp_RAM_0/Inp_RAM_Inp_RAM_0_URAM.vhd
l0
L8
VWUT;6mGYSU0_I4kg8NjFS1
R7
31
Z51 !s108 1382122140.697000
Z52 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM/Inp_RAM_0/Inp_RAM_Inp_RAM_0_URAM.vhd|
Z53 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/Inp_RAM/Inp_RAM_0/Inp_RAM_Inp_RAM_0_URAM.vhd|
R11
!s100 6J>5OiV;VO[X4al^zBfPo2
!i10b 1
Adef_arch
R2
R3
DEx4 work 22 inp_ram_inp_ram_0_uram 0 22 WUT;6mGYSU0_I4kg8NjFS1
l83
L24
V@>H<bGmo:E2cbcGb@FiT>3
R7
31
R51
R52
R53
R11
!s100 RHCeeX1f99hTWK5dC@3IQ0
!i10b 1
Emac_fir
Z54 w1382122971
Z55 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z56 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
R2
R3
R4
Z57 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/hdl/MAC_FIR.vhd
Z58 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/hdl/MAC_FIR.vhd
l0
L21
VbCa8CLF@7MR^7ed3BDI;I3
!s100 _V042`5;7KSZ^cehhXAgS0
R7
31
!i10b 1
Z59 !s108 1382123034.399000
Z60 !s90 -reportprogress|300|-93|-explicit|-work|presynth|-O0|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/hdl/MAC_FIR.vhd|
Z61 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/hdl/MAC_FIR.vhd|
R11
Amac_fir_arch
R55
R56
R2
R3
Z62 DEx4 work 7 mac_fir 0 22 bCa8CLF@7MR^7ed3BDI;I3
l218
L33
V0V5SPN89leIVZ5XF65gKi3
!s100 9KR;l];ehzQTUhhOoGL0n2
R7
31
!i10b 1
R59
R60
R61
R11
Emulacc_18x18
Z63 w1381415365
R2
R3
R4
Z64 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/mulacc_18x18/mulacc_18x18.vhd
Z65 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/mulacc_18x18/mulacc_18x18.vhd
l0
L17
VA<cX8YQhRb^JZ:K<0Pg<o0
R7
31
Z66 !s108 1382122128.332000
Z67 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/mulacc_18x18/mulacc_18x18.vhd|
Z68 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/mulacc_18x18/mulacc_18x18.vhd|
R11
!s100 ]USG<IYLe?ziBR?IQ@k_k0
!i10b 1
Artl
R2
R3
DEx4 work 12 mulacc_18x18 0 22 A<cX8YQhRb^JZ:K<0Pg<o0
l80
L41
V3SFSTaeflJzco``N^:djC1
R7
31
R66
R67
R68
R11
!s100 ;RVmemAg[:@B5>Fn^M=f:0
!i10b 1
Emulacc_18x18_mulacc_18x18_0_hard_mult_acc
R63
R2
R3
R4
Z69 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/mulacc_18x18/mulacc_18x18_0/mulacc_18x18_mulacc_18x18_0_HARD_MULT_ACC.vhd
Z70 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/mulacc_18x18/mulacc_18x18_0/mulacc_18x18_mulacc_18x18_0_HARD_MULT_ACC.vhd
l0
L8
VmnREK^2F7GN4h^z<eWB4f2
R7
31
Z71 !s108 1382122124.039000
Z72 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/mulacc_18x18/mulacc_18x18_0/mulacc_18x18_mulacc_18x18_0_HARD_MULT_ACC.vhd|
Z73 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/component/work/mulacc_18x18/mulacc_18x18_0/mulacc_18x18_mulacc_18x18_0_HARD_MULT_ACC.vhd|
R11
!s100 >VQXm48SE]MS8RzL]DIf>1
!i10b 1
Adef_arch
R2
R3
DEx4 work 41 mulacc_18x18_mulacc_18x18_0_hard_mult_acc 0 22 mnREK^2F7GN4h^z<eWB4f2
l103
L29
VHo^aBo6g?GijoQ;D]UOXR0
R7
31
R71
R72
R73
R11
!s100 LlcFl=CAHbM_GQQ@ZNg4R3
!i10b 1
Etestbench_macfir
Z74 w1381993606
R55
R56
R2
R3
R4
Z75 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/stimulus/MAC_FIR_Testbench.vhd
Z76 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/stimulus/MAC_FIR_Testbench.vhd
l0
L21
VdDEANRZP[gz5UMkEgANFo3
R7
31
Z77 !s108 1382122170.450000
Z78 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/stimulus/MAC_FIR_Testbench.vhd|
Z79 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/MAC FIR 16-tap/MAC_FIR/stimulus/MAC_FIR_Testbench.vhd|
R11
!s100 TDFnZM<GYfQ@fA<RSH;Dm3
!i10b 1
Amacfir_testbench_arch
R55
R56
R2
R3
DEx4 work 16 testbench_macfir 0 22 dDEANRZP[gz5UMkEgANFo3
l49
L24
VIQFIEaJ4EXT=6^?C?:Qz71
!s100 e8XF7cX5nMfL^;8L:@J];3
R7
31
R77
R78
R79
R11
!i10b 1
